Performance Analysis of an Efficient Router using X Y Algorithm

Main Article Content

Geethanjali N
Dr. Rekha K. R

Abstract

As more and more functions are expected to be performed by a single electronic device (such as a smartphone, smart television, etc.), the need to have more and more components on SoC is increasing, posing new difficulties for NoC. The majority of NoC designs utilise mesh, torus, or other topologies to ensure a robust router. Most solutions, however, fall short when it comes to addressing key issues like throughput, area overhead, and latency, as well as QoS and congestion. The current paper proposes a concept for a reconfigurable router that can be used in No C settings. For the suggested router’s design, we use Verilog, formal language for describing hardware (Verilog HDL). The four-channel router presented here has an east-west-north-south orientation and a crossbar switch connecting the two pairs of channels. Each channel consists of a multiplexer and a FIFO buffer. The input and output are handled by multiplexers, and the data is stored in FIFO buffers. The FIFO and multiplexer architectures for the south channel are developed initially. Afterwards the remaining three channels and the crossbar switch are made. Routers use channels, FIFO buffers, multiplexers, and crossbar switches in their overall design. Simulating the proposed design in Model sim and obtaining the RTL view in Xilinx ISE 14.0 are the two primary methods of approaching this problem. The suggested reconfigurable router’s power consumption is greatly reduced by employing the Power gating technique.. The XPower Analyzer application is used to determine the total power. As demonstrated by the findings obtained, the proposed design uses less energy than conventional reconfigurable routers. 

Downloads

Download data is not yet available.

Article Details

How to Cite
[1]
Geethanjali N and Dr. Rekha K. R , Trans., “Performance Analysis of an Efficient Router using X Y Algorithm”, IJITEE, vol. 12, no. 7, pp. 14–21, Jun. 2023, doi: 10.35940/ijitee.G9609.0612723.
Section
Articles

How to Cite

[1]
Geethanjali N and Dr. Rekha K. R , Trans., “Performance Analysis of an Efficient Router using X Y Algorithm”, IJITEE, vol. 12, no. 7, pp. 14–21, Jun. 2023, doi: 10.35940/ijitee.G9609.0612723.
Share |

References

B. Ahmad, “Dynamically Reconfigurable Network on chip for Reconfigurable MPSoC”, IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005.

Mikkel B. Stensgaard and Jens Sparsø, “ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology”, Second ACM/IEEE International Symposium on Networks-on-Chip, 2008.

Andresmejia, Amuriziopalesi, Jos E Fich, Shashikumar“Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NETWORK ON CHIPs” IEEE Transactions on Very Large Scale Integration (VLSI) Systems , Volume: 17, Issue: 3, March 2009.

Gwangsun Kim, Lee, M.M.-J. , Kim, J., Lee, J.W., Abts, D., Marty, M.” Low-Overhead Network-on-Chip Support for Location-Oblivious Task Placement” Computers, IEEE Transactions on Volume: 63 , Issue: 6, 2014

TaimourWehbe; Xiaofang Wang Secure and Dependable NOC-Connected Systems on an FPGA Chip IEEE Transactions on Reliability Year: 2016, Volume: 65, Issue: 4 Pages: 1852 - 1863, IEEE Journals & Magazines

Mohamed S. Abdelfattah; Vaughn Betz”Power Analysis of Embedded NOCs on FPGAs and Comparison With Custom Buses“IEEE Transactions on Very Large Scale Integration (VLSI) SystemsYear: 2016, Volume: 24, Issue: 1Pages: 165 - 177, IEEE Journals & Magazines

PrabalBasu; Rajesh JayashankaraShridevi; KoushikChakraborty; Sanghamitra Roy “IcoNetwork on chiplast: Tackling Voltage Noise in the Network on chip Power Supply Through Flow-Control and Routing Algorithms”IEEE Transactions on Very Large Scale Integration (VLSI) Systems,Year: 2017, Volume: 25,

JunshiWang ,MasoumehEbrahimi, Letian Huang , XuanXie, Qiang Li , Guangjun Li, and Axel Jantsch “Efficient Design-for-Test Approach for Networks-on-Chip”IEEE Transactions On Computers, Vol. 68, No. 2, February 2019

Shilpa K Gowda1 and Dr. Rekha K.R.” Performance Analysis of Hexagonal Node Design For Packet-Switched NoC on FPGA”International Journal of Applied Engineering Research 12(13):4004-4008 January 2017

Shilpa K Gowda, Rekha K R and Nataraj K R. “Desıgn And Implementatıon of Novel NOC Archıtecture On FPGA.”International Journal of Advanced Research (IJAR)2018

Weng-Geng Ho;Kwen-Siong Chong;Kyaw Zwa Lwin Ne;Bah-Hwee Gwee;Joseph S. Chang “Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design” IEEE Transactions on Very Large Scale Integration (VLSI) SystemsYear: 2018 | Volume: 26, Issue: 1 | Journal Article | Publisher: IEEE Cited by: Papers (1)

Hao Zheng; Ke Wang; Ahmed Louri “Adapt-NoC: A Flexible Network-on-Chip Design for Heterogeneous Manycore Architectures” IEEE International Symposium on High-Performance Computer Architecture (HPCA) IEEE Xplore: 22 April 2021

AmitBhanwala,Mayank Kumar ,YogenderaKumar ”FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)”International Conference on Computing, Communication and Automation (ICCCA2015) ISBN:978-1-4799-8890-7/15/$31.00 ©2015 IEEE 1320

D. Matos, C. Concatto, M. Kreutz, F. Kastensmidt, L. Carro and A. Susin, “Reconfigurable routers for low power and high performance,” IEEE Transaction on Very Large Scale Integration (VLSI) System, vol. 19, no. 11, pp. 2045-2057, Nov. 2011.