Performance Analysis of 6T, 8T and 10T SRAM Cell in 45nm Technology
Article Sidebar
Main Article Content
Abstract
The rise of portable battery-powered devices has emphasized the significance of low power IC design. Embedded SRAM units have become indispensable elements within contemporary SOCs due to their substantial footprint. In research circles, SRAM is highly regarded as a semiconductor memory type, highlighting its crucial role in the VLSI sector. In this paper, 6T, 8T and 10T SRAM cells design is estimated for power consumption and delay. This proposed work presents the schematic, simulation of analysis of 6T, 8T and 10T SRAM cells at 45 nm technology. The Cadence Virtuoso software is utilized for creating schematic diagrams and layouts, while the ASSURA library is employed for conducting design rule checks (DRC) and layout versus schematic (LVS) comparisons to verify the alignment between the layout and the schematic. In the process, a low VDD of 1 V is taken for the design. The results shows that 10T SRAM is efficient in terms of read and write delay and power consumptions.
Downloads
Article Details
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
How to Cite
References
Rukkumani. V, Devarajan N, "Design and Analysis of static random-access memory by Schmitt trigger topology for low voltage application," in Journal of Engineering Science and Technology, Vol. 11, No. 12 (2016) 1722 - 1735.
Tomar. V K, Vinay Kumar, “A Comparative Performance Analysis of 6T, 7T and 8T SRAM Cells in 18nm FinFET Technology,” in International Conference on Power Electronics and IoT Applications in Renewable Energy and its Control (PARC), Mathura, India, 2020, pp. 329-333.
D. Mittal and V. K. Tomar, “Performance Evaluation of 6T, 7T, 8T, and 9T SRAM cell Topologies at 90 nm Technology Node," in 2020 11th International Conference on Computing, Communication and Networking Technologies (ICCCNT), Kharagpur, India, 2020, pp. 1-4. https://doi.org/10.1109/ICCCNT49239.2020.9225554
Pinki Narah, Sharmila Nath, “A Comparative Analysis of SRAM Cells in 45nm, 65nm, 90nm Technology," in Int. Journal of Engineering Research and Application, Vol. 8, Issue5 (Part -I), May 2018, pp31-36.
P. S. Grace and N. M. Sivamangai, "Design of 10T SRAM cell for high SNM and low power," in 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, 2016, pp. 281-285. https://doi.org/10.1109/ICDCSyst.2016.7570609
R. Kumar et al., "Design and Benchmark of Iso-Stable High Density 4T SRAM cells for 64MB arrays in 65nm LSTP," in 2020 IEEE 17th India Council International Conference (INDICON), New Delhi, India, 2020, pp. 1-7. https://doi.org/10.1109/INDICON49873.2020.9342091
T Santhosh Kumar, Suman Lata Tripathi, “Implementation of CMOS SRAM Cells in 7,8,10 and 12 Transistor Topologies and their Performance,” in International Journal of Engineering and Advanced Technology Vol.8, Issue-2S2, Jan- 2019.
S. Shaik and P. Jonnala, "Performance evaluation of different SRAM topologies using 180, 90 and 45 nm technology," 2013 International Conference on Renewable Energy and Sustainable Energy (ICRESE), Coimbatore, India, 2013, pp. 15-20. https://doi.org/10.1109/ICRESE.2013.6927819
F. Moradi and J. K. Madsen, "Improved read and write margins using a novel 8T-SRAM cell," 2014 22nd International Conference on Very Large-Scale Integration (VLSI-SoC), Playa del Carmen, Mexico, 2014, pp. 1-5. https://doi.org/10.1109/VLSI-SoC.2014.7004186
Design of 13T SRAM Bitcell in 22nm Technology using Fin FET for Space Applications. (2019). In International Journal of Recent Technology and Engineering (Vol. 8, Issue 2S5, pp. 226–230).. https://doi.org/10.35940/ijrte.b1046.0782s519
T. K., R., S. H., M. S. H., & S Y, S. (2023). Performance Evaluation of Different Topologies of SRAM and SRAM Memory Array Design at 180nm Technology. In International Journal of Engineering and Advanced Technology (Vol. 12, Issue 3, pp. 1–10). https://doi.org/10.35940/ijeat.c3983.0212323
Dutta, U., Soni, M. K., & Pattanaik, M. (2019). Design and Analysis of Gate All Around Tunnel FET based SRAM. In International Journal of Innovative Technology and Exploring Engineering (Vol. 8, Issue 9, pp. 1492–1500). https://doi.org/10.35940/ijitee.i8237.078919
Kumari, N., & Niranjan, Prof. V. (2022). Low-Power 6T SRAM Cell using 22nm CMOS Technology. In Indian Journal of VLSI Design (Vol. 2, Issue 2, pp. 5–10). https://doi.org/10.54105/ijvlsid.b1210.092222
Yadav, P. S., & Jain, H. (2023). Review of 6T SRAM for Embedded Memory Applications. In Indian Journal of VLSI Design (Vol. 3, Issue 1, pp. 24–30). https://doi.org/10.54105/ijvlsid.a1217.033123