1.
An Efficient AES Design and Implementation Using FPGA. IJESE [Internet]. 2025 Feb. 28 [cited 2025 Jun. 25];13(3):21-6. Available from: https://journals.blueeyesintelligence.org/index.php/ijese/article/view/663